BEST AVAILABLE COPY

IN THE CLAIMS:

- 1.-3. (Cancelled)
- 4. (Currently Amended) A thin film transistor comprising:

a polycrystalline silicon semiconductor layer having formed therein a channel region, a source region, and a drain region, the source region and the drain region disposed respectively located on either side opposite sides of the channel region, the drain region having formed therein a lightly doped drain (LDD) region; and

wherein the relationship of expression (2)

$$(R+30)\cdot W < 1\times 10^3$$
 (2)

is satisfied, where R $(k\Omega/\Box)$ is the sheet resistance of the LDD region and W (μm) is the channel width of the channel region, the channel width W of the channel region being 2 μm or less.

5. (Cancelled)

6. (Previously Presented) A thin film transistor according to claim 4, wherein the sheet resistance of the LDD region is in the range of from 20 k Ω/\Box to 100 k Ω/\Box .

7. (Cancelled)

8. (Currently Amended) A thin film transistor comprising a polycrystalline silicon semiconductor layer having formed therein a channel region, a source region, a drain region, and a low concentration impurity region having an impurity concentration less than that of the source region and the drain region, the source region and the drain region, the source region and the drain region being respectively locateddisposed on either side opposite sides of the channel region and the low concentration impurity region being formed in at least one of a region between the source region and the channel region and a region between the drain region and the channel region, the thin film transistor wherein:

the relationship of expression (3)

$$\Delta L > (W \cdot Vlc)/36 \tag{3}$$

is satisfied, where ΔL (µm) is the length of the low concentration impurity region, Vlc (V) is the source-drain voltage, and W (µm) is the channel width of the channel region, the channel width W (µm) of the channel region being 2 µm or less.

9. (Currently Amended) A thin film transistor comprising a polycrystalline silicon semiconductor layer having formed therein a channel region, a source region, a drain region, and a low concentration impurity region having an impurity concentration less than that of the source region and the drain region, the source region and the drain region, the source region and the drain region being respectively locateddisposed on either side opposite sides of the channel region and the low concentration impurity region being formed in at least one of the region between the source region and the channel region and a region between the drain region and the channel region, the thin film transistor wherein:

the relationship of expression (4)

$$\Delta L < 1.5 \cdot (W/L) \tag{4}$$

is satisfied, where ΔL (µm) is the length of the low concentration impurity region, W (µm) is the channel width of the channel region, and L (µm) is the channel length of the channel region, the channel width W (µm) of the channel region being 2 µm or less.

a polycrystalline silicon semiconductor layer having formed therein a channel region, a source region, a drain region, and a low concentration impurity region having an impurity concentration less than that of the source region and the drain region, the source region and the drain region, the source region and the drain region being respectively located disposed on either side opposite sides of the channel region and the low concentration impurity region being formed in at least one of the region between the source region and the channel region and a region between the drain region and the channel region and a region between the drain region and the channel region, the thin film transistor wherein:

the relationship of expression (20)

 $(W-Vle_W*Vle)/36<\Delta L<1.5\cdot (W/L)$ (20)

is satisfied, wherein ΔL (µm) is the length of the low concentration impurity region, Vlc (V) is the source-drain voltage, W (µm) is the channel width of the channel region, and L (µm) is the channel length of the channel region, the channel width W (µm) of the channel region being 2 µm or less.

(Currently Amended) A thin film transistor comprising 11. a polycrystalline silicon semiconductor layer having formed therein a channel region, a source region, a drain region, and a region having an concentration impurity concentration less than that of the source region and the drain region, the source region and the drain region respectively locateddisposed on either side opposite sides of the channel region and the low concentration impurity region being formed in at least one of a region between the source region and the channel region and a region between the drain region and the channel region, the thin film transistor, wherein the sheet resistance of the low concentration impurity region is in the range of from 20 kQ/ \square to 100 kQ/ \square .

12. (Cancelled)

13. (Original) A thin film transistor according to claim 11, wherein the low concentration impurity region is formed only in the region between the drain region and the channel region.

14. (Cancelled)

- 15. (Currently Amended) A liquid crystal display device comprising:
- a liquid crystal panel portion comprising thin film transistors serving as switching elements, each of the thin film transistors having a polycrystalline silicon semiconductor layer having formed therein a channel region, a source region, and a drain region, the source region and the drain region respectively located disposed on either side opposite sides of the channel region, the drain region having formed therein a lightly doped drain (LDD) region; and

a backlight portion for supplying light from a rear surface side of the liquid crystal panel portion;

wherein the relationship of expression (6)

$$(R+30) \cdot B \cdot W < 1 \times 10^6 \tag{6}$$

is satisfied, where R $(k\Omega/\Box)$ is the sheet resistance of the drain region, B (cd/m2) is the luminance of the backlight portion, and W (μm) is the channel width of the channel region, the channel width W being 2 μm or less.

16. (Cancelled)

17. (Currently Amended) An EL display device comprising a light-emitting layer and a counter electrode formed thereon, the light-emitting layer being on a pixel electrode upper layer formed on a substrate having thin film transistors, each of the thin film transistors comprising:

a polycrystalline silicon semiconductor layer having formed therein a channel region, a source region, and a drain region, the source region and the drain region respectively located disposed on either side opposite sides of the channel region, the drain region having formed therein a lightly doped drain (LDD) region; and

wherein the relationship of the expression (6)

$$(R+30) \cdot B \cdot W < 1 \times 10^6 \tag{6}$$

is satisfied, where R $(k\Omega/\Box)$ is the sheet resistance of the LDD region, B (cd/m2) is the light intensity of light applied to the channel region, and W (μm) is the channel width of the channel region, the channel width W being 2 μm or less.

18.-20. (Cancelled)

a polycrystalline silicon semiconductor layer having formed therein a channel region, a source region, a drain region, and a low concentration impurity region having an impurity concentration less than that of the source region and the drain region, the source region and the drain region, the source region and the drain region being respectively located disposed on either side opposite sides of the channel region and the low concentration impurity region being formed in at least one of the region between the source region and the channel region and a region between the drain region and the channel region, the thin film transistor wherein:

the relationship of expression (4)

$$\Delta L < 1.5 \cdot (W/L) \tag{4}$$

is satisfied, where ΔL (µm) is the length of the low concentration impurity region, W (µm) is the channel width of the channel region, and L (µm) is the channel length of the channel region, the channel width W (µm) of the channel region being 2 µm or less, wherein the sheet resistance of the low concentration impurity region is in the range of from 20 k Ω / \square to 100 k Ω / \square .

a polycrystalline silicon semiconductor layer having formed therein a channel region, a source region, a drain region, and a low concentration impurity region having an impurity concentration less than that of the source region and the drain region, the source region and the drain region, the source region and the drain region being respectively locateddisposed on either side opposite sides of the channel region and the low concentration impurity region being formed in at least one of the region between the source

region and the channel region and a region between the drain region and the channel region, the thin film transistor wherein:

the relationship of expression (20)

 $(W*Vl_{\underline{C}W-Vle})/36<\Delta L<1.5\cdot(W/L)$ (20)

is satisfied, wherein ΔL (µm) is the length of the low concentration impurity region, Vlc (V) is the source-drain voltage, W (µm) is the channel length width of the channel region and L (µm) is the channel length of the channel region, the channel width W (µm) of the channel region being 2 µm or less, wherein the sheet resistance of the low concentration impurity region is in the range of from 20 k Ω / \Box to 100 k Ω / \Box .